VPX-1 “All-in-1” SBC Featuring Zynq UltraScale+


All-in-1 3U VPX Plug-in Module


  • One plug-in module replaces up to three, including Intel-based SBC’s
  • Modular design and application framework–swap processing and I/O options with ease
  • Quad-core 64-bit 1.5 GHz ARM Cortex-A53 and 16-nm UltraScale+ programmable logic heterogeneous computing architecture
  • Zynq UltraScale+ MPSoC ZU7EV, ZU11EG, or ZU19EG (other options may be available)
  • 8 GB of DDR4-2400 dedicated to the processing system, 8 GB in two banks of DDR4-2667 dedicated to programmable logic
  • Support for over one dozen OpenVPX profiles
  • Options for VITA 67.1 (coaxial/RF) and VITA 66.4 (fiber-optic) connectors
  • Support for Linux and VxWorks
  • Conduction-cooled and convection-cooled options available

Modular Design

  • Modular processing engine, support for either an Atlas-II or Atlas-III System-on-a-Module
  • Support for two Type I Mini-Flex I/O Modules or one Type II
  • Options for FPGA Mezzanine Card (FMC) I/O modules
  • Velocity-HF™ framework allows for fast migration between different processors and I/O modules
  • Features below are typical of a VPX-1 configured with an Atlas-III-Z8 module

Zynq Processing System (PS)

  • Xilinx Zynq UltraScale+ MPSoC
  • Device options: ZU7EV, ZU11EG, or ZU19EG
  • Quad-Core ARM® Cortex™-A53 up to 1.5GHz
  • 32KB I/D L1 Cache per core, 1MB L2 Cache
  • Dual-core ARM Cortex-R5 up to 600MHz
  • Mali™-400MP Graphics Processing Unit

Zynq Programmable Logic (PL)

  • 504K to 1,143K logic cells
  • 38.0 Mb to 70.6 Mb of Block/Ultra RAM
  • 1,728 to 2,928 DSP slices
  • 12 AXI4 PS-PL interconnects up to 128b wide


  • 8GB 64-bit DDR4-2400 connected to PS
  • Two banks of 4GB 32-bit DDR4-2667 dedicated to PL
  • 32GB of eMMC NAND Flash
  • 128MB of QSPI NOR Flash
  • microSD memory card slot (convection-cooled only)

VPX P0 and P1 I/O

  • Gigabit Ethernet (1000Base-KX or 1000Base-T) connected from PS to Control Plane
  • Gigabit Ethernet (1000Base-KX or 1000Base-T) connected from PL to Control Plane (may be soft-configured to connect from the PS through the PL)
  • Eight multi-gigabit transceivers connected from PL to the Data Plane (other configurations available)
  • Flexible data plane options: 1000Base-KX, 10GBase-KX4, Serial RapidIO (SRIO), PCI-Express (PCIe) Gen2 or Gen3, and InfiniBand (IB)
  • User-programmable Management Plane and Utility Plane behavior using non-volatile FPGA

VPX P2 User-Defined I/O

  • Two Zynq UltraScale+ PS-GTR transceivers
  • PS-GTR support for USB 3.0, SATA 3.1, DisplayPort, PCIe Gen 2, or additional Gigabit Ethernet interfaces (SGMII)
  • Eight user-definable differential data pairs and one differential clock pair
  • Console UART
  • I2C
  • Options for VITA 67.1 (Coaxial) and VITA 66.4 (Fiber Optic)
  • Rear-Transition Module (RTM) available

Reduce your VPX slot count with VPX-1, a high performance heterogeneous computing module from iVeia. This All-In-1 module can fulfill all of your SBC, FPGA, and I/O requirements in a single slot. Featuring the Zynq® UltraScale+™ Multi-Programmable System-on-a-Chip (MPSoC) from Xilinx®, the VPX-1 boasts a 1.5 GHz quad-core 64-bit ARM® architecture integrated with over 1 million programmable logic cells and up to 3500 DSP blocks. Ample high-speed DDR4 memory is connected to both the fabric and the processing system.

The flexible architecture enables the VPX-1 to support over a dozen OpenVPX slot profiles, including popular SBC profiles. Sixteen high-speed transceivers can be soft-configured for multiple PCIe or 10G/1G Ethernet (and more) configurations, and can be connected to the ARM® system, the programmable logic, or to the I/O modules. Options are available for coaxial (VITA 67.1) and fiber-optic connections (VITA 66.4) to the VPX backplane.

The VPX-1 supports two Type I Mini-Flex I/O modules or a single Type II module. The flexible Mini-Flex I/O architecture allows the user to combine a number of different mixed-signal and video I/O interfaces, or the user/iVeia can develop a custom module. FMC options are also available.

More Information >>